HIGH-SPEED, AREA-EFFICIENT FPGA-BASED FLOATING-POINT ARITHMETIC MODULES
نویسندگان
چکیده
منابع مشابه
High Performance FPGA based Floating Point Arithmetics
We decided to investigate what kind of floating point arithmetic performance it is possible to achieve in a modern FPGA. In order to gain a thorough understanding of the issues involved we decided to try to implement a fast FPU ourselves. We do expect that an expert in the field could come up with a better solution, especially given the limited amount of time available for this project. However...
متن کاملAdvanced Pipelined Area and Speed Efficient Floating-Point ALU Embedded System in FPGA
This paper introduces a technique to style and develop a completely pipelined and optimized design for Floating Point embedded processor in FPGA exploitation IEEE 754 format. The Floating purpose embedded processor performs many operations such as FP-Arithmetic, FP-Logical, FP-Trigonometric, FP-Vector, FP-Complex, FP-Signed, FP-Unsigned. In an exceedingly existing system, a fixed point illustra...
متن کاملFPGA Based Quadruple Precision Floating Point Arithmetic for Scientific Computations
In this project we explore the capability and flexibility of FPGA solutions in a sense to accelerate scientific computing applications which require very high precision arithmetic, based on IEEE 754 standard 128-bit floating-point number representations. Field Programmable Gate Arrays (FPGA) is increasingly being used to design high end computationally intense microprocessors capable of handlin...
متن کاملHigh Speed Point Arithmetic Architecture for Ecc on Fpga
Elliptic curve cryptography plays a crucial role in networking and communication security. ECC have evolved in the recent past as an important alternative to established systems like RSA. This paper describes the implementation of an elliptic curve coprocessor based on the FPGA , which can provide a significant speedup for these cryptosystems. The FPGA configuration file is synthesized from VHD...
متن کاملHigh Speed and Area Efficient Fpga Implementation of Fir Filter Using Distributed Arithmetic
In this paper, high speed and area efficient multiplier-less architecture for Finite impulse response filter (FIR) based on distributed arithmetic is presented. The proposed Lookup table less architecture for FIR filter uses the speed advantage of Carry save adder. A modification in the shift accumulator stage yields both high speed and area savings. Furthermore, Memory reduction is possible si...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: JES. Journal of Engineering Sciences
سال: 2006
ISSN: 2356-8550
DOI: 10.21608/jesaun.2006.110784